Mixed Signal RTL Design Engineer

**Role Number:** 200671341-0836

**Summary**

Specify, design and help in the verification and lab bring up of advanced mixed-signal circuits (digital side).

**Description**

In this job, you will be responsible for RTL coding of blocks specified by you or others for advanced mixed signal circuits. You will be writing detailed design specification and will be in close collaboration with the system architect, circuit designers and design verification engineers.Formal tools like LINT, CDC,RDC will be used to guarantee RTL quality. Supporting design verification to ensure bug free silicon. Working with the PD team for timing closure for your designs and finally supporting silicon bring up

**Minimum Qualifications**

+ Bachelor's of Science in Electric Engineering with 10+ years of relevant experience preferred

**Preferred Qualifications**

+ Deep knowledge of RTL design

+ Deep knowledge of Verilog and System Verilog

+ Good knowledge of Mixed signal concepts

+ Good knowledge of Algorithm development

+ Working experience with physical design teams

+ Good Knowledge of front-end tools (Verilog simulators, linters, clock domain crossing checkers)

+ Good knowledge of synthesis, static timing , DFT is a plus

+ Good knowledge of System-Verilog assertions, checkers and other design verification techniques are a plus

+ Good knowledge of scripting languages. Perl and Python are plusses.

+ Good communication and presentation skills

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.