Skip to main content

SoC Physical Design Engineer, STA/Timing

SoC Physical Design Engineer, STA/Timing

Beaverton,Oregon,United States

Hardware

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product. In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology.

**Key Qualifications**

+ Minimum BS and 10+ years of relevant industry experience.

+ Familiar with all aspects of timing of large high-performance SoC designs in sub-micron technologies.

+ Expert in STA and methodologies for timing closure, and have a deep understanding of noise, crosstalk, and OCV effects, among others.

+ Familiar with circuit modeling including SPICE models and worst-case corner selection.

+ Strong programming skills with Perl and TCL.

+ Experience with large design STA and Timing Closure.

+ Expert in ECO techniques and implementation.

+ Good communicator who can accurately describe issues, propose solutions, and drive them through completion.

**Description**

• Work with design teams to understand and debug constraints, facilitate logic changes to improve timing. • Work with Physical Design team, highlighting issues and best practices. • Help create timing ECO’s for project tapeout. • Create and maintain scripts and methodologies for analysis and runs. • Create documentation and help with guidelines/specs. • Deep analysis of timing paths to identify key issues. • Implement timing infrastructure.

**Education & Experience**

Minimum BS and 10+ years of relevant industry experience

**Additional Requirements**

**Apple Footer**

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race,color,religion,sex,sexual orientation,gender identity,national origin,disability,Veteran status,or other legally protected characteristics. Learn more about your EEO rights as an applicant (Opens in a new window) .

Apple will not discriminate or retaliate against applicants who inquire about,disclose,or discuss their compensation or that of other applicants. United States Department of Labor. Learn more (Opens in a new window) .

Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco,review the San Francisco Fair Chance Ordinance guidelines (opens in a new window) applicable in your area.

Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program (Opens in a new window) .

Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .


Similar jobs

SoC Physical Design Engineer, STA/Timing

Full time
Beaverton, OR

Published on 06/09/2023

Share this job now