Skip to main content

CAD Engineer – Design Verification Methodology

CAD Engineer – Design Verification Methodology

Beaverton,Oregon,United States


+ We typically require 10+ years of experience with MSEE/CE/CS preferred

+ Working knowledge of Verilog and/or SystemVerilog

+ Knowledge of SQL style databases and query language preferred.

+ Strong experience with Synopsys VCS, Incisive/Xcelium, or Modelsim

+ Strong programming abilities in Python and/or PERL are required; We consider Java and TCL a plus

+ Good communication skills are required and prior user support experience is a plus

+ Experience with front end web development and UI is a plus

+ Experience with UVM, VMM or OVM a plus

+ Familiarity with Verdi, Indago and/or Simvision is considered a plus

+ Knowledge of C and C++ preferred

+ Experience in cloud computing a plus


On our team, you will: - Develop, deploy, and support robust, configurable, and scalable tools to enable hardware verification across multiple projects - Identify, gather, and analyze metrics for improved automation reliability and hardware verification performance - Help to debug vendor tool issues - Interact with the DV team to help solve their problems - Implement new functionality to solve emerging problems or to optimize already existing methods

**Education & Experience**

MS or BS Degree in technical field.

**Additional Requirements**

**Apple Footer**

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (Opens in a new window) .

Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. United States Department of Labor. Learn more (Opens in a new window) .

Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines (opens in a new window) applicable in your area.

Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program (Opens in a new window) .

Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .

CAD Engineer – Design Verification Methodology

Full time
Beaverton, OR

Published on 04/21/2021

Share this job now